Formal Veri cation and Analysis of Multimedia Systems

نویسندگان

  • Sergio Campos
  • Berthier Ribeiro-Neto
  • Autran Macedo
  • Luciano Bertini
چکیده

Sergio Campos Berthier Ribeiro-Neto Autran Macedo Luciano Bertini Computer Science Department Federal University of Minas Gerais Brazil Abstract In this work we discuss the use of formal methods tools, particularly symbolic model checking, in the veri cation and analysis of multimedia systems. We focus on the use of the Verus tool. Verus is based on symbolic model checking and has been used to verify a number of real-time applications. We show that it can be used not only to check the correctness of a multimedia system, but also to assist in the design of more e cient systems. In this work in particular, we apply Verus to the veri cation of a low cost video on demand server called ALMADEM-VoD. Modeling this server in Verus provides great insight into its design and its dynamic behavior. Using the quantitative estimates provided by Verus, we check the empirical results generated by our server. Such comparative analysis allows us to identify imperfections in the model and also to detect programming mistakes in the implementation of our server, which would have been di cult to detect otherwise. The correction of such mistakes leads to improved performance and increased reliability.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Formal Requirements Analysis of an Avionics Control System

|We report on a formal requirements analysis experiment involving an avionics control system. We describe a method for specifying and verifying real-time systems with PVS. The experiment involves the formalization of the functional and safety requirements of the avionics system as well as its multilevel veri cation. First level veri cation demonstrates the consistency of the speci cations whils...

متن کامل

State Reduction Methods for Automatic Formal Verification H Signed I H Signed I H Signed I

Validation of industrial designs is becoming more challenging as technology advances and demand for higher performance increases. One of the most suitable debugging aids is automatic formal veri cation. Unlike simulation, which tests behaviors under a speci c execution, automatic formal veri cation tests behaviors under all possible executions of a system. Therefore, it is able to detect errors...

متن کامل

Using a Veri cation System to Reason about Post-Completion Errors

Faults in the way a system works are often attributed to user error. Formal veri cation is one approach advocated to help avoid errors. Previous work has concentrated on ensuring that implementations meet speci cations or that safety or liveness properties hold of a speci cation. However, systems veri ed in this way are still prone to catastrophic user errors. The designs of computer systems ca...

متن کامل

Formal Veri cation of an Avionics Microprocessor

Formal speci cation combined with mechanical veri cation is a promising approach for achieving the extremely high levels of assurance required of safety-critical digital systems. However, many questions remain regarding their use in practice: Can these techniques scale up to industrial systems, where are they likely to be useful, and how should industry go about incorporating them into practice...

متن کامل

Extending the reach and power of deductive program verification

SoŸware is vital for modern society. e e›cient development of correct and reliable soŸware is of ever-growing importance. An important technique to achieve this goal is deductive program verication: the construction of logical proofs that programs are correct. In this thesis, we address three important challenges for deductive verication on its way to a wider deployment in the industry: 1. ve...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999